PowerForge offers a seamless experience from product specification stages to trade-off of most complex multilevel topologies and sizing of passive and active components. This software is centered around the engineer’s workflow.
 

Try PowerForge Now

 

Request a quotation

 

Product page

 
 

This new release are focused on the library features, private semiconductor references in the library and the new conductor loss model of semiconductor.

NEW FEATURES:

● Private references in library

  • Users can now create private discrete and module (leg, T-type, NPC) library references, providing loss data in Plecs XML format (‘Table only’ supported, no formula)
  • Users can now create private semiconductor package footprints (they can be used for abovementioned discretes & modules)
  • Private library references are shared among members of an organization
  • Private library references can be used interchangeably with public references in designs

●  Project-specific library selection

  • Each project’s owner can select a freely-configurable subset of all available library references
  • Only selected library references will be used in the project’s designs

IMPROVEMENTS:

  • Semiconductor packages and frequency-domain limit lines (from conducted EMC standards) are now displayed as libraries
  • Library list views now feature pagination and full-text search
  • All libraries now offer a detail view for each reference
  • Voltage drop is now computed from a look-up-table instead of a simple linear (forward voltage + on-resistance) model
  • MOSFETs with external anti-parallel diodes are now supported, with proper reverse current split between MOSFET and diode chips in synchronous rectification
  • NPC inner switch turn-on events at zero current can now generate switching loss due to non-zero voltage: 1) outer switch is turned off, 2) clamp diode turns on, 3) opposite inner switch is turned on (as control signals with the outer switch are complementary) and sees its voltage fall from E/4 to 0
  • Exported PSIM circuit now include parasitic resistances in L and C elements
  • System-level “DC current” computation now takes into account the impact of AC filter loss – NB: minor change (typically 1%) introduced in patch release 2019.1.1 (February 25, 2019)
  • The project participant addition form now auto-suggests other organization members

BUG FIXES:

  • Fixed computation of the EE inductor winding mass: window fill factor was taken into account twice
  • Fixed equivalent macrocell voltage spectrum shown for 3-phase AC L filters
  • Fixed computation of damping capacitor loss in DC LC filter with parallel RC damping
  • Fixed crash of thermal computation when both cooling and macrocell subsystems are in manual mode and use ‘unrealistic’ values
  • Fixed package names for 5SNA 0756650300 and 5SNA 0800J450300 references: ‘HiPak 1/2 HV’ replaced by ‘HiPak 1/2’
  • Fixed filter waveforms sometimes missing in manual mode
  • Fixed empty input field when using the same edition modal dialog twice
  • Fixed computation of flying capacitor mass, volume and cost for the SMC topology

 

×

NEWSLETTER


Multiple choices possible